PLDA (@PLDAinc) header
PLDA (@PLDAinc) profile picture

PLDA

@PLDAinc

PLDA is the leading designer of high-speed interface and interconnect Intellectual Property (IP) supporting protocols such as PCI Express, CXL, CCIX and Gen-Z

 San Jose, CA
plda.com
Joined March 2013
  • Tweets563
  • Following897
  • Followers669
200Media
Photo by PLDA (@PLDAinc)Photo by PLDA (@PLDAinc)Photo by PLDA (@PLDAinc)Photo by PLDA (@PLDAinc)Photo by PLDA (@PLDAinc)Photo by PLDA (@PLDAinc)Photo by PLDA (@PLDAinc)Photo by PLDA (@PLDAinc)Photo by PLDA (@PLDAinc)Photo by PLDA (@PLDAinc)
In this webinar, memory interface technology expert Frank Ferro will discuss the capabilities of, and design considerations for, the upcoming 3rd- generation of high-bandwidth memory #hbm3 ow.ly/hYc750GB6so
1
1
1
1
The next generation of #PCIe technology is arriving later this year in time to keep up with the growing demand for #data from 5G, #cloud computing, #AI and other technologies. Read the @ConnSupplier article for details about the PCIe 6.0 specification > bit.ly/3jt2Dup
1
2
While #CXL is written all over Rambus’ acquisition binge, a closer look reveals how the company is assembling #IP assets for #SoC designs @rambusinc @PLDAinc @analogxio @majeedkamran buff.ly/3qyrL4D
Image from EDN: Voice of the Engineer (@EDNcom)
3
4
Blog: "Why PCIe 6.0 Now?" by @PLDAinc design-reuse.com/industryexp… #semIP #semiconductor
Image from DesignAndReuse.com (@designreuse)
1
We are proud to announce the #acquisitions of PLDA and AnalogX as new members of our family. This step forward allows Rambus to advance new era of Data Center Architecture with CXL™ Memory Interconnect Initiative. ow.ly/3lcO50FbDDn
Rambus Advances New Era of Data Center Architecture with CXL™ Memory Interconnect Initiative

Rambus Advances New Era of Data Center Architecture with CXL™ Memory Interconnect Initiative

Launches research and development effort to drive architectural shift in data centers with solutions for memory expansion and pooling that enable

rambus.com
1
2
.@PLDAinc prépare l’avenir en dévoilant des blocs d’IP compatibles avec le futur standard PCI Express 6.0 #PCIe6 bit.ly/3uyNABD
Image from L'Embarqué (@lembarquemedia)
1
1
Read @PLDAinc's introduction to PCIe 6.0 embeddedcomputing.com/techno…
3
3
Thank you to our #PCISIGDevCon2021 sponsors @adnacom, #AlphawaveIP, @AsteraLabs, @avery_design, @Cadence @grl_usa_emea, #MissingLinkElectronics, @Mobiveil, @PLDAinc, @SamtecInc, @Siemens, @synopsys, @TeledyneLecroy, @ViaviSolutions Register here > bit.ly/3ybe6DU
Image from PCI-SIG (@pci_sig)
1
1
4
New IP: Controller IP for PCIe 6.0, Supporting Root Port, Endpoint, Dual-mode, Switch Port Configurations with Native User Interface from @PLDAinc design-reuse.com/sip/control… #semIP
Image from DesignAndReuse.com (@designreuse)
1
1
. @PLDAinc Announces XpressRICH #PCIExpress 6.0 Controller IP for Next Generation SoC Designs design-reuse.com/news/50026/… #semiconductor #semIP
Image from DesignAndReuse.com (@designreuse)
1
. @Anritsu Selects @PLDAinc's #PCIe Solution for its Next Generation of Handheld #SpectrumAnalyzers design-reuse.com/news/49861/… #semIP #semiconductor
Image from DesignAndReuse.com (@designreuse)
2
1
.@PLDAinc fournit une gamme complète de blocs d’IP #PCIe pour intégration dans des circuits intégrés #USB4 bit.ly/2RXVo1Y
Image from L'Embarqué (@lembarquemedia)
1
. @PLDAinc Joins @Etp4HPC to share its expertise in High Speed Interconnect Solution IP with the European High Performance Computing Ecosystem design-reuse.com/news/49697/…
2
1
Integrated best-in-class CXL solutions combining CXL Verification IPs from Avery Design Systems and Truechip and PLDA Design IP reduce risks and accelerate deployment of CXL based designs Learn More - bit.ly/2NkFxsD #VerificationIP #CXLVerificationIP
Image from TRUECHIP (@TruechipS)
1
1
The #PCIe 6.0 Specification adopts PAM-4 signaling to double the data rate of the previous generation to 64 GT/s. Read the paper by #PCISIG Board member Debendra Das Sharma in @IEEESpectrum bit.ly/3acGUlw
2
1
PLDA establishes PCIe 5.0 Link Via Samtec’s PCIE-G5 Connector. Check out the demo here: blog.samtec.com/post/plda-es… @PLDAinc
1
1
The #PCIe 6.0 specification reached a milestone with v0.7 and is on track for finalization later this year. It will increase the data rate to 64GT/s via PAM-4 encoding. Learn more from @tomshardware > bit.ly/2M7enou
3
3
The release of the 0.7 version of the #PCIe 6.0 specification indicates that the technology has been defined and its electrical specs have been validated using test chips, @antonshilov writes in @tomshardware Read the article here > bit.ly/2KRbLdN
2
Gen-Z Consortium member companies provided some incredible virtual demos for #FMS2020 and #SC20. All videos are now available to view on our website. @amphenol @DellEMC #ETRI @Intelliprop @PLDAinc @SamtecInc #SMART @TEConnectivity @TeledyneLecroy > bit.ly/2J5I7jZ
Image from Gen-Z Consortium (@GenZConsortium)
4
1
#PCISIG members: Join @Anritsu, @Mobiveil, @PLDAinc, @Samtecinc and @synopsys in sponsoring #PCISIGDevCon20. Attendees can visit these sponsors at their virtual booths to learn how their company leverages #PCIe technology. Review the benefits and register: bit.ly/2GsYrqI
2
1
Load more